TASKING .

COMPILER TOOL CHAIN FO BOSCH GTM-IP BASED SOC WITH FOCUS ON SAFETY CRITICAL APPLICATIONS

Joachim Hampp Product Architect

Stuttgart September 2022

TASKING Company Overview Key Facts

- Headquarters: Munich, Germany
- TASKING® supplies safe, secure and high performing embedded software development tools specializing in multi-core safety critical applications
- Global company with over 86 employees located in 6 countries
- 40+ years of experience in automotive industry
- Field-proven tools used by most OEM and Tier-1 suppliers
- Development processes in accordance with ASPICE CL 2
- Acquired by FSN Capital V in December 2020
- For FY 2022, TASKING® is projecting revenues of c. EUR 24m



TASKING.

Agenda



2

3

Compiler Tool Chain for SoCs

GTM-MCS Compiler Tool Chain integration

ISO26262 Tool Qualification

Complex SoC AURIX TC4x





Radar Cluster

source : https://www.infineon.com/cms/en/product/microcontroller/32-bit-tricore-microcontroller/32-bit-tricore-aurix-tc4x/

Copyright TASKING Germany GmbH

Radar Cluster 4 x TC3xx performance, 800M Samples/s Radar DMA CSI-2 Interface Real-time Control New eGTM timers, High 5 **Resolution PWMs** Low latency interconnect (LLI) to PPU for fast processing Security CSRM: High performance Security Modules with ASIL-B support CSS: Dedicated communication security satellites High-speed Comm I/F > PCle 3.0 100Mb- 5 Gbps Ethernet Future proof Comm I/F > CAN-XI 10Mb - 5Gbs Ethernet > Radar Cluster 4 x TC3xx performance, 800M Samples/s Radar DMA CSI-2 Interface Real-time Control New eGTM timers, High **Resolution PWMs** Low latency interconnect (LLI) to PPU for fast processing Security CSRM: High performance Security Modules with ASIL-B support **CSS:** Dedicated communication security satellites High-speed Comm I/F PCIe 3.0 > 100Mb- 5 Gbps Ethernet Future proof Comm I/F > CAN-XL 10Mb - 5Gbs Ethernet >

TASKING SmartCode Product Version, Evaluation, Licensing

Product Name

TASKING SmartCode v10.1r1

Customers who purchase SmartCode v10.1r1 **with commercial maintenance** are entitled to get all features which will be released with upcoming releases

License Type

Evaluation License Time based License Description

Eclipse based 64-bit application software design environment for Infineon next generation AURIX™ TC4xx Microcontrollers :

- Supports Infineon TriCore v1.8 and PPU (Synopsys ARC EV7xFS) instruction set simulator
- Includes support for Infineon`s AURIX™ TC4xx Virtual Development Kit (VDK)
- ISO C/C++ compiler toolset for TriCore TC v1.8 real time cores including CSRM
- ISO C compiler toolset for the standby control unit (SCR)
- ISO C compiler toolset for BOSCH GTM IP v4.1 and standard simulation debugger
- ISO C compiler toolset for AURIX[™] PPU (ARC EV7xFS)
- Hardware debugger for TriCore TC v1.8 via IFX miniWiggler *
- ISO C++ compiler toolset for AURIX[™] PPU (ARC EV7xFS) *
- PPU hardware debugger via IFX miniWiggler *
- Qualified PPU runtime library according to ISO26262 *
- PPU optimized library functions *
- Pin Mapper for TC4x *

*) will be part of a later release

Lates Advancements for Safety and Security

TASKING SmartCode is developed according to Automotive SPICE® Level 2 standards and is currently in the process of being certified for the development of safety critical software applications by safety experts from TÜV-Nord (ISO 26262:2018, ISO 25119:2018, EN 50657:2017, IEC 61508:2010, ISO/SAE 21434:2021). The combined Safety/Security Manual is included in the license, no additional cost for a Qualification Kit.



TASKING SmartCode Overview



Copyright TASKING Germany GmbH

TASKING

Compiler Tool Chain for SoCs Main Benefits

- **Software platform that fully supports** the unique combination of architectures and microprocessor cores integrated in the TC4x.
- Support for the lifetime of your product with **long-term support** from the **experts at TASKING** with commercial maintenance.
- Easy to use across the project.
- Tool Chain contains mechanism to load, initialize and debug slave cores ready to use for custom applications

ASKI

TASKING.

Agenda

 $\left(1\right)$

3

- Compiler Tool Chain for SoCs
- **2** GTM-MCS Compiler Tool Chain integration
 - ISO26262 Tool Qualifcation

TASKING GTM-MCS Compiler Overview

- TASKING GTM-MCS Compiler Tool Chain includes
 - GTM-MCS C Compiler
 - GTM-MCS Assembler
 - Assembler offers macro support and provides automatic conversion of GTM legacy code
 - GTM-MCS Linker
 - Multi-core Linker-Locator allows linking multiple MCS cores, swapping and borrowing memory among MCS channels and supports references between TriCore and GTM-MCS memories
 - GTM-MCS Simulator Debugger
 - Full featured C and assembly level debugger includes a simulator for the MCS Core
 - MISRA-C and CERT-C static code analysis are an integral part of the compiler
- Supports all GTM hardware features*. TASKING's GTM-MCS assembler supports 1st, 2nd, 3rd and 4th generation GTM cores. Special Function Register (SFR) files provide access to SFR's from C code.
- The compiler supports multi-core design and generates highly optimized time-deterministic code (Built-in code optimization techniques).
- Supports In-line assembly

*MCS features not supported in ISO-C99 have language extensions or intrinsic functions



9



1491

TASKING GTM Compiler Overview

- The TASKING GTM-MCS C compiler fully supports the ISO C99 standard and supports all mandatory language features of the C11 standard and adds extra possibilities to program the special functions of the target.
- The complete Tool Chain is developed according ASPICE level 2 processes. Simplifies ISO 26262 compiler qualification up to ASIL-B
 - Easily meet and exceed industry-standard tests for compiler qualification
 - Full support for all common and compiler relevant C, ISO, IEEE and EABI standards.
- Compatible with 3rd Party debuggers and supports multiple output formats (ELF/DWARF) for symbolic debugging, Hex for programming flash memory and BOSCH C-Array format
 - Comprehensive integrated debugging tools for C and assembly.
- Compiler-independent export feature utilizing the classic C-Array approach allows use of another compiler for the main microcontroller (Standalone GTM-MCS Compiler Tool Chain Version).

49/1

TASKING Build Flow Supports multiple build strategies



Copyright TASKING Germany GmbH

TASKING

TASKING Build Flow C-Array Approach

- Two separate Eclipse projects are needed
 - Tricore -> TCxx MCS main c array •
 - MCS-GTM -> TCxx MCS c array
- Building the GTM project 'TCxx_MCS_c_array' creates the following .c and .h files which consist of an initialized array containing the code for a single MCS core.
 - TCxx_MCS_c_array_mpe_mcs00.c
 - TCxx_MCS_c_array_mpe_mcs00.h ٠
- The GTM-MCS source file with initialized array is referenced in the TriCore main project
- The main TriCore project .lsl file includes an entry to place the initialized array in the MCS core RAM Memory



Copyright TASKING Germany GmbH

TASKING Build Flow C Array Approach

 The startup code of the AURIX application copies the MCS code from flash memory to MCS core RAM memory -> _c_init()

1.5/11

 An optional header file can be created, which includes the addresses of global MCS project symbols: ch1_var and ch2_var.
 Aurix Main Source Code



TASKING Build Flow Integrated Approach

- The MCS core application is a sub project of the AURIX core main project. The MCS source is identical in both approaches.
- The Aurix C startup code initializes the sections belonging to the MCS application in MCS RAM.
- Variables defined in the MCS core project are declared as extern variables in the Aurix application using the '__mcsram' language extension keyword (tool adds mcs core number prefix to symbol name).



/* Global variable definition in the MCS core 0 application */
int ch1_var;
int ch2_var;

/* extern declarations for those variables in the AURIX application */ extern volatile int __mcsram mcs00_ch1_var; extern volatile int __mcsram mcs00_ch2_var;

45%

TASKING Build Flow Integrated Approach



• Very easy to use, No need for macros. No knowledge of Aurix memory space needed!

TASKING C/C++ - TC39x_MCS_main/Debug/TC39x_MCS.map - TriCore Eclipse IDE v6.3r1 File Edit Source Refactor Navigate Search Project Debug Window Help 🗂 マ 🔄 🖏 🕪 👩 マ 🖄 マ 🗗 マ 🧭 マ 🤌 🖻 🏛 柳 聰 勝 🍫 マ 💁 🥓 マ 🗐 🔮 マ 🖗 マ 🏷 ウ マ ウ マ E C/C++ Projects ⊠ 😑 🔲 TC39x_MCS.map 🕴 🗋 TC39x_MCS_main.map (\$ \$ \$ \$ \$ \$ \$ \$ | mpe:mcs00 .vector.7 (24) ✓ [™] TC39x_MCS mpe:mcs00 .mcstext.mcs00 main.getversion (1 .mcstext.mcs00 main.getrevision (: mpe:mcs00 >
Includes mpe:mcs00 .mcstext.libc. START (6) > Ca Debug mpe:mcs00 .mcstext.libc. Exit (7) > C mcs00_main.c .mcstext.mcs00_main.main (3) | mpe:mcs00 TC39x_MCS.launch mpe:mcs00 stack 0 (15) mpe:mcs00 TC39x_MCS.Isl | .mcsbss.mcs00_main.ch1_var (4) | .mcsbss.mcs00 main.ch2 var (5) TC39x_MCS_c_array | mpe:mcs00 | TC39x_MCS_main [Active - Debug] > 🗱 Binaries * Symbols (sorted on name) > S Includes > 😕 Debug > O Project References Name | Space addr | Space > Cstart_tc1.c | lc vector target | 0x0 1 -> i cstart tc1.h > Cstart_tc2.c .vector.1 0x00000020 | mpe:mcs00:mcs > 🖻 cstart tc2.h .vector.2 0x0000038 > 🗟 cstart_tc3.c .vector.3_loop 0x0000000c > h cstart_tc3.h .vector.4_loop 0x00000010 > cstart tc4.c 0x00000014 .vector.5 loop .vector.6 loop 0x00000018 > 🗈 cstart_tc4.h .vector.7_loop 0x0000001c > cstart_tc5.c Exit 0x00000064 > 🖻 cstart_tc5.h START 0x00000050 > C cstart.c lc_ub_stack_0 0x00000078 > 🖻 cstart.h lc ub stack main 0x00000078 > svnc on halt.c > 🗟 tc0_main.c DConfig exit 0x00000064 getrevision 0x00000038 MConfig getversion 0x00000020 OConfig 0x00000070 main TC39x MCS main.launch TC39x_MCS_main.lsl TC39x_MCS_main_c_array

 Two global variables in absolute Address space of GTM/MCS TASKING C/C++ - TC39x_MCS_main/Debug/TC39x_MCS_main.map - TriCore Eclipse IDE v6.3r1

File Edit Source Refactor Navigate Search Project Debug Window Help

to C/C++ Projects ⊠	🗖 🗖 TC39x_MCS.map 👔 TC39x_MCS_main.map 🛛
(
✓ [™] TC39x_MCS	_lc_ge_a0 0x0
> 🔊 Includes	_lc_ge_a1 0x0
> 🕞 Debug	_lc_ge_a8 0x0
	_lc_ge_a9 0x0
> Minesou_main.c	_lc_ge_bmhd0 0xaf400200
TC39x_MCS.launch	_lc_ge_bmhd1 0xaf400400
TC39x_MCS.IsI	_lc_ge_bmhd2 0xaf400600
> States TC39x_MCS_c_array	_lc_ge_bmhd3 0xaf400800
v STC39x_MCS_main [Active - Debug]	_lc_ge_int_tab_tc0 0xa00f028a
> 🖑 Binaries	_lc_ge_int_tab_tc1 0x0
) Mincludes	_lc_ge_int_tab_tc2 0x0
> Con Debug	_lc_ge_int_tab_tc3 0x0
Debug	_lc_ge_int_tab_tc4 0x0
> • Project References	_lc_ge_int_tab_tc5 0x0
> cstart_tc1.c	_lc_ge_trap_tab_tc0 0xa00fc0ea
> h cstart_tc1.h	_lc_ge_trap_tab_tc1 0xa00fc1ea
> istart_tc2.c	_lc_ge_trap_tab_tc2 0xa00fc2ea
> b cstart_tc2.h	_lc_ge_trap_tab_tc3 0x0
> C cstart tc3 c	_lc_ge_trap_tab_tc4 0x0
b cstart_tc2b	_lc_ge_trap_tab_tc5 0x0
> m cstart_tc5.m	_1c_t_mcs00_ch1_var 0xf01380b8
> Cstart_tc4.c	lc_t_mcs00_ch2_var 0xf01380bc
> h cstart_tc4.h	_lc_u_int_tab 0xa00f0000
> cstart tc5.c	<pre> _lc_u_int_tab_tc0 0xa00f0000 </pre>

- Per user manual, _lc_t is for _mcsram external variables.
- The MCS core number is also provided in the label.

GTM_BASE_ADDR (0xf0100000) + GTM_MCS00_OFFSET (0x38000) + MCS Address (0x..b8 & 0x..bc)

TASKING GTM Compiler Why program in C?



- The GTM is initialized/configured by the CPU, this code is (typically) written in C. No need to change to assembler for MCS development resulting in addition complexity.
- Even though the amount of RAM available for the GTM-MCS is limited, you can have up to 12 clusters (i.e., MCSs) resulting in small programs requiring small amounts of RAM.
- The C compiler supports all hardware features of the GTM-MCS. The code produced by the C compiler is on par with handcrafted assembly. (No need to write assembler)
- The software needs to be time deterministic. The compiler creates a list file that shows the exact number of cycles for each assembly instruction that is generated.

TASKING.

Agenda

 $\begin{pmatrix} 1 \end{pmatrix}$

2

3

- Compiler Tool Chain for SoCs
-) GTM-MCS Compiler Tool Chain integration
 - ISO26262 Tool Qualifcation

TASKING GTM-MCS Compiler ISO26262 Implications

- TASKING GTM-MCS Compiler Tool Chain is developed in accordance with ASPICE CL2.
- The GTM-MCS Compiler Tool Chain can be considered as qualified for the development of safety critical software up to and including ASIL B.
- TASKING does not offer a Qualification Kit for GTM-MCS Compiler Tool Chain, because it is typically not needed. Rationale:
 - The GTM-MCS memory is limited in size and programs that run on GTM are small.
 - Higher ASIL's require rigorous testing (100% MC/DC coverage) of application software.
 - Therefore, a high probability that software errors(User error or compiler) are detected by the user's test procedures.
 - Per ISO26262-8:11, GTM toolset has a TD1 and TCL1 -> Conclusion: Compiler Qualification may not required.



14 9/11

TASKING GTM-MCS Compiler Tool Chain Key Takeaways

- TASKING's GTM-MCS Tool Chain supports 1st, 2nd, 3rd and 4th generation of BOSCH GTM-IP.
- Supports all GTM & MCS features from C-Level (No need for assembly level programming)
- Compiler list file shows the generated assembly code annotated with timing info (No need to deduce execution time from analyzing assembly code)
- Compiler toolset includes an instruction set simulator-based C-level debugger
- GTM-MCS Compiler Tool Chain is integrated in the TASKING Development Environment for TriCore3x/4x.
- TASKING offers Stand alone GTM-MCS Compiler Tool Chain as well
- The TASKING GTM-MCS Compiler can be used in combination with any third-party toolset for CPU code development (Standalone GTM-MCS Compiler Tool Chain Version).
- TASKING GTM-MCS Compiler Tool Chain is developed in accordance with ASPICE CL2.



TASKI

TASKING

STAY CONNECTED

- Contact us directly
 <u>www.tasking.com/contact</u>
- Follow us on LinkedIn
 www.linkedin.com/company/tasking-inc



Follow us on WeChat



- Sign up to get the latest news from TASKING® www.tasking.com/subscribe
- Upcoming webinars, events and exhibitions
 <u>www.tasking.com/events</u>

MEET US AT EXHIBITION

Demo at TASKING table:

TASKING presenting its SmartCode development environment for Infineon TC4x including BOSCH GTM-MCS



19/11/1



THANK YOU

© TASKING Germany GmbH